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A GENERAL PURPOSE MICROCONTROLLER
Raymond H. Brubaker, Jr.







This paper describes a simple programmable control unit
or "microcontroller. " It was designed to provide the
necessary sequence of control signals for many digital
applications including (1) the interface between a
"floppy disk" and a small computer, (2) a control unit
for the IBM System/360 multiplexor channel, and (3) the
serial telecommunications interface for the NPS Ring
Network (the Ring Interface).
The applications of programmable controllers are almost
limitless. They have become a cost-effective solution
to digital control with the advent of low-cost semi-
conductor read-only-memory (ROM) . The advantages of the
microprogrammed approach are summarized below:
1. Structured designs. A more structured
overall design can be achieved as random
logic is reduced.
2. Adaptability. A given design can be easily
changed to meet varying external needs.
(Build one disk controller, and change the
program to suit different computers.)
3. Debugging and update. Changes are made
by altering the control store rather than
rewiring.
k. Faster implementation. Designs go from
conception to prototype faster with a
standard, programmable control unit.
5. Fault diagnosis. Diagnostic aids can be
programmed into the controller itself.
A General Purpose Microcontroller
The microcontroller described here functions basically
like a small computer with a 1.1 microsecond instruction
cycle and at least 256 words of reprogrammable ROM for
program storage. Only four different operation codes
are used: Jump Unconditionally (JU), Jump on True input (JT)
Jump on False input (JF), and Output (OUT). JU causes
an unconditional jump to any location on any of the 256
word pages of memory. JT tests one of 32 inputs to the
controller and jumps to the specified location on the
current page if the test is true t otherwise the next
sequential instruction is executed. JF is similar with
the jump occurinT v/hen the selected input is false .
OUT briefly (100 nanoseconds, nominal) strobes one of 32
control lines and displays an 8-bit data word concurrently.
69

In summary, this four-instruction computer can generate
a sequence of control signals, with or without data, to
operate 32 distinct "devices." This sequence can be
altered or repeated using jumping instructions which may-
be conditioned by the state of up to 32 input variables.
The detailed instruction formats are shown in figure 1.
15 13 12 8 7
OUT: unit select data out
JU: 10 page number location
JT: 10 1 input select location
JF: 110 input select location
(Note that bits through 12 are stored in
complement form.
)
Figure 1. Instruction Format
Machine Architecture
The architecture of the controller is shown in block
form in figure 2. For purposes of discussion, it can
be divided into four basic units: memory, instruction
counter, input selector (multiplexer) , and output
selector (decoder) . A schematic is attached to this paper.
Memory.
Instruction memory is provided by pages of l6-bit v/ords
with 256 words per page. Up to 32 pages may be attached
although it appears that many complex applications can
be handled with one or two-page controllers. The upper
three bits of a ROM word feed a decoder to yield eight
distinct opcode lines (only four are currently used).
The next five bits assume a different selection role
depending on the operation (see figure 1). The lower
eight bits provide the address in jumping instructions and
the parallel data for output operations.
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The instruction counter consists of an 8-bit location
counter and a 5-bit (maximum) page counter. After OUT
operations, the IC is simply incremented by one. During
JU operations, the lower "13 bits of^the instruction are
parallel-loaded into the counter, on a successful JT
or JF operation, 8 bits are loaded into the location
counter while the page number remains unchanged. Note
that it is not possible to jump out of a page using a
conditional jump, but it is possible to "fall" off a
page during normal incrementation "of the IC.
The Input Selector.
Bits 8 to 12 of JT and JF instructions are used to
select one of the 32 inputs for testing. This selected
value, coming from a 32-to-l multiplexor, is fed into
the branching logic along with the op-code. Together
they are used to control the loading and incrementing
of the page and location counters.
The Output Selector.
Bits 8 to 12 of an OUT instruction select one of 32 outpul
lines using a 5-to-32 decoder. A 100 nanosecond pulse
is placed on that line just prior to selecting the next
instruction from ROM.
Sample Application; A Traffic Signal Controller
Consider the problem of controlling the traffic signals
in a typical k-way intersection. Let's assume that
North-South (NS) is the favored direction, that is, the
N3 light will stay green unless the East-'.Vest (E7/) walk
button is pressed or a car drives over a sensor buried
beneath the EW lanes. Just for variety (and to make the
control problem more difficult) we will set the NS lights
to flashing yellow,, and the EW lights to flashing red
during late night hours. Figure 3 presents a possible
control sequence for such an intersection.
Implementation with the microcontroller requires that
we first define the input/output characteristics of the
devices to be controlled;
Traffic lights: these will have a 2-bit
binary color input and a "change" input.
V/hen "change" is 1, a new "color" value













































Timer: an 8-bit binary counter which can
be loaded to any value up to 255 and then
self-decrements to zero at one count per
second. An "expired" latch records the
fact that the counter has reached zero.
The latch resets when the counter is loaded.
Late night: a real-time clock which keeps
track of time-of-day and provides a true
output during preselected late-night hours.
Treadle : Any of a group of
the EW traffic lanes. A 1





Walk button: As above, but indicates the
request of a pedestrian to cross in the EW
direction.
Figure k shows the hookup of the devices to the micro-
controller. Note that four inputs are required for
decision-making, five outputs (strobes) to reset and
control the various units, and the data bus is used
for setting the timer and selecting the color of both
signals.
A symbolic program to implement the traffic signal
controller with the microcontroller is given in figure 5<
Symbols are defined using the "equal" symbol (=).
Comments are indicated by a slash (/) . Statement labels
are set off by a colon (:). Fields of the instructions
are separated by commas. The asterisk (*) is used to
indicate the location of the current instruction for
single-instruction loops.





TREADLE=0; WALK=1; NIGHT=2; TIMEOUT=3
/ OUTPUT DEFINITIONS
SETTIMER=0; EW=1; NS=2; CLRTREAD=3; CLRWK=il
OFF=0; GREEN=1; YELLOW=2; RED=3
/ COME HERE AFTER POWER FAIL OR OTHER RESET
RESET: OUT/NS/RED; OUT/EW/RED /BOTH LIGHTS RED
OUT/SETTIMER/30
JF/TIMEOUT/* / WAIT 30 SECONDS




8 JF/TIMEOUT/* / WAIT 30 SECONDS
9 CHECK: JT/TREADLE/CHANGE ,
10 JT/WALK/CHANGE / LOOP UNTIL EVENT
11 JF/NIGHT/CHECK /
/ LATE AT NIGHT, .. .FLASH THE LIGHTS
..2 FLASH: OUT/NS/YELLOW; OUT/EW/RED
.M OUT/SETTIMER/1
..5 JF/TIMEOUT/* / WAIT ONE SECOND
..6 OUT/NS/OFF; OUT/EW/OFF
..8 OUT/SETTIMER/1
19 JF/TIMEOUT/* / WAIT ONE SECOND
20 JU/MAIN / GO SEE IF IT'S MORNING YET
/ CHANGE EW TO GREEN IN RESPONSE TO WALK BUTTON
/ OR TREADLE
21 CHANGE: OUT/NS, YELLOW / SEQUENCE FROM NS GREEN
22 OUT/SETTIMER/5 / TO EW GREEN
23 JF/TIMEOUT/*
24 OUT/NS /RED; OUT/ EW/ GREEN
26 OUT/SETTIMER/20
27 JF/TIMEOUT/* / WAIT 20 SECONDS




OUT/CLRTREAD/0 / RESET TREADLES
OUT/CLRWK/0 / RESET WALK BUTTON
JU/MAIN
Figure 5. Symbolic Traffic Controller Program
75

The program requires 35 words of ROM storage. The ROMs
are normally programmed using binary data recorded on
paper tape. These tapes could be generated either
manually", converting each instruction in figure 5 to
binary, or with the help of a symbolic assembler. A
symbolic assembler which runs on Intel's 8008 micro-
computers is available. The statements accepted by this
assembler are more concise (less readable at first) to
make the assembler faster and smaller, and to make uhe
speed of a teletype more bearable. The assembler makes
two passes over the source program and produces a paper
tape" suitable for programming 1702A ROMs.
Possible Extensions
Just as in higher-level and assembler-level programming,
the microprogrammer finds it necessary to repeat the
same sequence of steps at several points in a control
sequence. To save space in the control memory (ROM)
a subroutine capability could be added. This would require
the additional circuitry to stack the current IC value
(CALL) and later restore a stacked IC value (RETURN).
Note that this will degrade performance due to the two
extra instruction cycles required to invoke the shared
routine.
With 1702A ROMs the instruction cycle is limited to
about 1.1 microseconds. Using newer fusible -link ROMS
(or even masked ROMs in production applications) combined
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MC8503P
UNIVERSAL POLYNOMIAL GENERATOR (UPG)
The MC8503 Universal Polynomial Generator (UPG) is used in
serial digital data handing systems for error detection and correction.
The serial data stream is divided by a selected polynomial and the
division remainder is transmitted at the end of the data stream as a
Cyclic Redundancy Check Character (CRCC). When the data is re-
ceived the same calculation is performed. If there were no errors
in transmission, thirnew remainder will be zero.
The MC8503 offers four of the more common polynomials for
error detection techniques including a read forward and reverse on
the CRCC-16 and CRCC-CCITT polynomial functions. These poly-
nomials can be generated by changing the binary select codes as
shown in Figure 1.
Four Unique Polynomial Codes in One Package
Compatible with TTL
Maximum Fan-Out = 1 TTL Load
Data Rate = 5 MHz Typical









FIGURE 1 - AVAILABLE POLYNOMIALS
CODE
SELECT
X Y / POLYNOMIAL
CRCC 16 1 Fwd) X'G , X 15 * X 2 » 1
1 CRCC 16 IBkwdl x 16 , x 14 . x - 1
1 1 CRCC CCITT 1 Fwd) X 16 + X 12 " \'> .. 1
1 1 1 CRCC CCI1 T (Bkwdl x 1 C , x 11 . x 4 . 1
1 LRCC-16 X'G t ,
1 1 LRCC 8 Xs • 1
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i
1 t - f i OB
i*l Righl






rftj HvMv HC"J iWo:;r-t. r-CC KC (-C C r-dC rOC r< rCCn r n n 1 r r r I (ily I y I y 1 [ 1 \ 1 [ Lj.Jj
ZZZ I
99-

